



Digital Output Temperature Sensor




FEATURES

- JEDEC JC42.4 Compliant Temperature Sensor
- Temperature Range: - 40°C to 125°C
- Supply Range: 3.3 V ± 10%
- I²C /SMBus Interface
- Schmitt Triggers and Noise Suppression Filters on SCL and SDA Inputs
- Low Power CMOS Technology
- RoHS-compliant 2 x 3 x 0.75 mm TDFN package

For Ordering Information details, see page 17.

PIN CONFIGURATION



Note: For the location of Pin 1, please consult the corresponding package drawing.

PIN FUNCTIONS

Name	Description
A ₀ , A ₁ , A ₂	Device Address Input
SDA	Serial Data Input/Output
SCL	Serial Clock Input
EVENT	Open-drain Event Output
V _{CC}	Power Supply
V _{SS}	Ground
DAP	Backside exposed DAP at V _{SS}


DESCRIPTION

The CAT6095 is a JEDEC JC42.4 compliant Temperature Sensor designed for general purpose temperature measurements requiring a digital output.

The CAT6095 measures temperature at least 10 times every second. Temperature readings can be retrieved by the host via the serial interface, and are compared to high, low and critical trigger limits stored into internal registers. Over or under limit conditions can be signaled on the open-drain EVENT pin.

The CAT6095 is packaged in space saving TDFN package with exposed backside die attach pads (DAP). The exposed DAP reduces overall thermal resistance, thus providing faster response to thermal changes when compared to SOIC, TSSOP or SOT packages.

FUNCTIONAL SYMBOL



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Parameter	Rating	Unit
Operating Temperature	-45 to +130	°C
Storage Temperature	-65 to +150	°C
Voltage on any pin with respect to Ground ⁽²⁾	-0.5 to +6.5	V

TEMPERATURE CHARACTERISTICS

V_{CC} = 3.3 V ± 10%, T_A = -40°C to +125°C, unless otherwise specified

Parameter	Test Conditions/Comments	Max	Unit
Temperature Reading Error Class B, JC42.4 compliant	75°C ≤ T _A ≤ 95°C, active range	± 1.0	°C
	40°C ≤ T _A ≤ 125°C, monitor range	± 2.0	°C
	-20°C ≤ T _A ≤ 125°C, sensing range	± 3.0	°C
ADC Resolution		12	Bits
Temperature Resolution		0.0625	°C
Temperature Conversion Time		100	ms
Thermal Resistance ⁽³⁾ θ _{JA}	Junction-to-Ambient (Still Air)	92	°C/W

D.C. OPERATING CHARACTERISTICS

V_{CC} = 3.3 V ± 10%, T_A = -40°C to +125°C, unless otherwise specified

Symbol	Parameter	Test Conditions/Comments	Min	Max	Unit
I _{CC}	Supply Current	TS active		200	µA
I _{SHDN}		TS shut-down; no bus activity		5	µA
I _L	I/O Pin Leakage Current	Pin at GND or V _{CC}		5	µA
V _{IL}	Input Low Voltage		-0.5	0.3 x V _{CC}	V
V _{IH}	Input High Voltage		0.7 x V _{CC}	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 3 mA, V _{CC} > 2.5 V		0.4	V

Notes:

- (1) Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) The DC input voltage on any pin should not be lower than -0.5 V or higher than V_{CC} + 0.5 V. The A₀ pin can be raised to a HV level compatible with the use of a DDR3 SPD device sharing the bus with the TS. SCL and SDA inputs can be raised to the maximum limit, irrespective of V_{CC}.
- (3) Power Dissipation is defined as P_J = (T_J - T_A)/θ_{JA}, where T_J is the junction temperature and T_A is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2-layer PCB.

A.C. CHARACTERISTICS⁽¹⁾

$V_{CC} = 3.3\text{ V} \pm 10\%$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$

Symbol	Parameter	Min	Max	Units
$F_{SCL}^{(2)}$	Clock Frequency	10	400	kHz
t_{HIGH}	High Period of SCL Clock	600		ns
t_{LOW}	Low Period of SCL Clock	1300		ns
$t_{TIMEOUT}^{(2)}$	SMBus SCL Clock Low Timeout	25	35	ms
$t_R^{(3)}$	SDA and SCL Rise Time		300	ns
$t_F^{(3)}$	SDA and SCL Fall Time		300	ns
$t_{SU:DAT}^{(4)}$	Data Setup Time	100		ns
$t_{HD:DAT}^{(3)}$	Data Hold Time (for Input Data)	0		ns
	Data Hold Time (for Output Data)	300	900	ns
$t_{SU:STA}$	START Condition Setup Time	600		ns
$t_{HD:STA}$	START Condition Hold Time	600		ns
$t_{SU:STO}$	STOP Condition Setup Time	600		ns
t_{BUF}	Bus Free Time Between STOP and START	1300		ns
T_i	Noise Pulse Filtered at SCL and SDA Inputs		100	ns
$t_{PU}^{(5)}$	Power-up Delay to Valid Temperature Recording		100	ms

PIN CAPACITANCE

$V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

Symbol	Parameter	Test Conditions/Comments	Min	Max	Unit
C_{IN}	SDA, $\overline{\text{EVENT}}$ Pin Capacitance	$V_{IN} = 0$		8	pF
	Input Capacitance (other pins)	$V_{IN} = 0$		6	pF


Notes:

- (1) Timing reference points are set at 30%, respectively 70% of V_{CC} , as illustrated in Figure 4. Bus loading must be such as to allow meeting the V_{IL} , V_{OL} as well as the various timing limits.
- (2) The TS interface will reset itself and will release the SDA line if the SCL line stays low beyond the $t_{TIMEOUT}$ limit. The time-out count is started (and then re-started) on every negative transition of SCL in the time interval between START and STOP.
- (3) In a "Wired-OR" system (such as I²C or SMBus), SDA rise time is determined by bus loading. Since each bus pull-down device must be able to sink the (external) bus pull-up current (in order to meet the V_{IL} and/or V_{OL} limits), it follows that SDA fall time is inherently faster than SDA rise time. SDA rise time can exceed the standard recommended t_R limit, as long as it does not exceed $t_{LOW} - t_{HD:DAT} - t_{SU:DAT}$, where t_{LOW} and $t_{HD:DAT}$ are actual values (rather than spec limits). A shorter $t_{HD:DAT}$ leaves more room for a longer SDA t_R , allowing for a more capacitive bus or a larger bus pull-up resistor. At the minimum t_{LOW} spec limit of 1300 ns, the maximum $t_{HD:DAT}$ of 900 ns demands a maximum SDA t_R of 300 ns. The CAT6095's maximum $t_{HD:DAT}$ is < 700 ns, thus allowing for an SDA t_R of up to 500 ns at minimum t_{LOW} .
- (4) The minimum $t_{SU:DAT}$ of 100 ns is a limit recommended by standards. The TS will accept a $t_{SU:DAT}$ of 0 ns.
- (5) The first valid temperature recording can be expected after t_{PU} at nominal supply voltage.


TYPICAL PERFORMANCE CHARACTERISTICS

$V_{CC} = 3.3\text{ V}$, $T_A = -25^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise specified.


TS Active Current
(I²C-bus idle)




Standby Current
(I²C-bus idle, TS shut-down)




SDA Output Current




EVENT Output Current



Temperature Read-Out Error




A/D Conversion Time




TYPICAL PERFORMANCE CHARACTERISTICS

$V_{CC} = 3.3\text{ V}$, $T_A = -25^\circ\text{C}$ to $+125^\circ\text{C}$, unless otherwise specified.

TS POR Threshold Voltage



SMBus SCL Clock Low Timeout



PIN DESCRIPTION

SCL: The Serial Clock input pin accepts the Serial Clock generated by the Master (Host).

SDA: The Serial Data I/O pin receives input data and transmits data stored in the internal registers. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

A0, A1 and A2: The Address pins set the device address. These pins have on-chip pull-down resistors.

EVENT: The open-drain $\overline{\text{EVENT}}$ pin can be programmed to signal over/under temperature limit conditions.

POWER-ON RESET (POR)

The CAT6095 incorporates Power-On Reset (POR) circuitry which monitors the supply voltage, and then resets (initializes) the internal state machine below (above) a POR trigger level of approximately 2.0 V, i.e. well below the minimum recommended V_{CC} value.

The TS powers-up into conversion mode. The internal state machine will operate properly above the POR trigger level, but valid temperature readings can be expected only after the first conversion cycle started and completed at nominal supply voltage.

DEVICE INTERFACE

The CAT6095 supports I²C and SMBus data transmission protocols. These protocols describe serial communication between transmitters and receivers sharing a 2-wire data bus. Data flow is controlled by a Master device, which generates the serial clock and the START and STOP conditions. The CAT6095 acts as a Slave device. Master and Slave alternate as transmitter and receiver. Up to 8 CAT6095 devices may be present on the bus simultaneously, and can be individually addressed by matching the logic state of the address inputs A0, A1, and A2.

I²C/SMBUS PROTOCOL

The I²C/SMBus uses two 'wires', one for clock (SCL) and one for data (SDA). The two wires are connected to the V_{CC} supply via pull-up resistors. Master and Slave devices connect to the bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 1).

START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all Slaves. Absent a START, a Slave will not respond to commands.

STOP

The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP tells the Slave that no more data will be written to or read from the Slave.

DEVICE ADDRESSING

The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address (the preamble) select the Temperature Sensor (TS preamble = 0011) as shown in Figure 2. The next 3 bits, A2, A1 and A0, select one of 8 possible TS Slave devices. The last bit, $\overline{R/W}$, specifies whether a Read (1) or Write (0) operation is being performed

ACKNOWLEDGE

A matching Slave address is acknowledged (ACK) by the Slave by pulling down the SDA line during the 9th clock cycle (Figure 3). After that, the Slave will acknowledge all data bytes sent to the bus by the Master. When the Slave is the transmitter, the Master will in turn acknowledge data bytes in the 9th clock cycle. The Slave will stop transmitting after the Master does not respond with acknowledge (NoACK) and then issues a STOP. Bus timing is illustrated in Figure 4.

Figure 1. Start/Stop Timing




Figure 2. Slave Address Bits




Figure 3. Acknowledge Timing





Figure 4. Bus Timing



WRITE OPERATIONS

Temperature Sensor Register Write

To write data to a TS register the Master creates a START condition on the bus, and then sends out the appropriate Slave address (with the $\overline{R/W}$ bit set to '0'), followed by an address byte and two data bytes. The matching Slave will acknowledge the Slave address, TS register address and the TS register data (Figure 5). The Master then ends the session by creating a STOP condition on the bus. The STOP completes the TS register update. Note that all registers in the TS are 'volatile' meaning any data contained in them is lost when power is removed from the chip.

READ OPERATIONS

Immediate Read

Upon power-up, the Temperature Sensor (TS) address counter is initialized to 00h. The TS address counter will thus point to the Capability Register. This address counter may be updated by subsequent operations.

A CAT6095 presented with a Slave address containing a '1' in the $\overline{R/W}$ position will acknowledge the Slave address and will then start transmitting data being pointed at by the current TS register address counter. The Master stops this transmission by responding with NoACK, followed by a STOP (Figure 6).

Selective Read

The Read operation can be started at an address different from the one stored in the address counter, by preceding the Immediate Read sequence with a 'data less' Write operation. The Master sends out a START, Slave address and address byte, but rather than following up with data (as in a Write operation), the Master then issues another START and continues with an Immediate Read sequence (Figure 7).

Figure 5. Temperature Sensor Register Write




Figure 6. Immediate Read





Figure 7. Selective Read



TEMPERATURE SENSOR OPERATION

The CAT6095 temperature sensor (TS) combines a Proportional to Absolute Temperature (PTAT) sensor with a Σ - Δ modulator, yielding a 12 bit plus sign digital temperature representation.

The TS runs on an internal clock, and starts a new conversion cycle at least every 100 ms. The result of the most recent conversion is stored in the **Temperature Data Register (TDR)**, and remains there following a TS Shut-Down. Reading from the **TDR** does not interfere with the conversion cycle.

The value stored in the **TDR** is compared against limits stored in the **High Limit Register (HLR)**, the **Low Limit Register (LLR)** and/or **Critical Temperature Register (CTR)**. If the measured value is outside the alarm limits or above the critical limit, then the $\overline{\text{EVENT}}$ pin may be asserted. The $\overline{\text{EVENT}}$ output function is programmable, via the **Configuration Register** for interrupt mode, comparator mode and polarity.

The temperature limit registers can be Read or Written by the host, via the serial interface. At power-on, all the (writable) internal registers default to 0x0000, and should therefore be initialized by the host to the desired values. The $\overline{\text{EVENT}}$ output starts out disabled (corresponding to polarity active low); thus preventing irrelevant event bus activity before the limit registers are initialized. While the TS is enabled (not shut-down), event conditions are normally generated by a change in measured temperature as recorded in the TDR, but limit changes can also trigger events as soon as the new limit creates an event condition, i.e. asynchronously with the temperature sampling activity.

In order to minimize the thermal resistance between sensor and PCB, it is recommended that the exposed backside die attach pad (DAP) be soldered to the PCB ground plane.

REGISTERS

The CAT6095 contains eight 16-bit wide registers allocated to TS functions, as shown in Table 1. Upon power-up, the internal address counter points to the capability register.

Capability Register (User Read Only)

This register lists the capabilities of the TS, as detailed in the corresponding bit map.

Configuration Register (Read/Write)

This register controls the various operating modes of the TS, as detailed in the corresponding bit map.

Temperature Trip Point Registers (Read/Write)

The CAT6095 features 3 temperature limit registers, the **HLR**, **LLR** and **CLR** mentioned earlier. The temperature value recorded in the **TDR** is compared to the various limit values, and the result is used to activate the $\overline{\text{EVENT}}$ pin. To avoid undesirable $\overline{\text{EVENT}}$ pin activity, this pin is automatically disabled at power-up to allow the host to initialize the limit registers and the converter to complete the first conversion cycle under nominal supply conditions. Data format is two's complement with the LSB representing 0.25°C, as detailed in the corresponding bit maps .

Temperature Data Register (User Read Only)

This register stores the measured temperature, as well as trip status information. B15, B14 and B13 are the trip status bits, representing the relationship between measured temperature and the 3 limit values; these bits are not affected by $\overline{\text{EVENT}}$ status or by Configuration register settings. Measured temperature is represented by bits B12 to B0. Data format is two's complement, where B12 represents the sign, B11 represents 128°C, etc. and B0 represents 0.0625°C.

Manufacturer ID Register (Read Only)

The manufacturer ID assigned by the PCI-SIG trade organization to the CAT6095 device is 0x1B09.

Device ID and Revision Register (Read Only)

This register contains manufacturer specific device ID and device revision information.

Table 1. Temperature Sensor Registers

Register Address	Register Name	Power-On Default	Read/Write
0x00	Capability Register	0x005F	Read
0x01	Configuration Register	0x0000	Read/Write
0x02	High Limit Register	0x0000	Read/Write
0x03	Low Limit Register	0x0000	Read/Write
0x04	Critical Limit Register	0x0000	Read/Write
0x05	Temperature Data Register	Undefined	Read
0x06	Manufacturer ID Register	0x1B09	Read
0x07	Device ID/Revision Register	0x0812	Read
0x08 –	Reserved	–	–

CAPABILITY REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
B7	B6	B5	B4	B3	B2	B1	B0
EVSD	TMOUT	RFU	TRES [1:0]		RANGE	ACC	EVENT

Bit	Description
B15:B8, B5	Reserved for future use; can not be written; should be ignored; will typically read as 0
B7⁽¹⁾	0: Configuration register bit 4 is frozen upon setting Configuration register bit 8 (i.e. a TS shut-down freezes the $\overline{\text{EVENT}}$ output) 1: Configuration register bit 4 is cleared upon setting Configuration register bit 8 (i.e. a TS shut-down de-asserts the $\overline{\text{EVENT}}$ output)
B6	0: The TS implements SMBus time-out within the range 10 to 60 ms 1: The TS implements SMBus time-out within the range 25 to 35 ms
B4:B3	00: LSB = 0.50°C (9 bit resolution) 01: LSB = 0.25°C (10 bit) 10: LSB = 0.125°C (11 bit) 11: LSB = 0.0625°C (12 bit)
B2	0: Positive Temperature Only 1: Positive and Negative Temperature
B1	0: $\pm 2^\circ\text{C}$ over the active range and $\pm 3^\circ\text{C}$ over the operating range (Class C) 1: $\pm 1^\circ\text{C}$ over the active range and $\pm 2^\circ\text{C}$ over the monitor range (Class B)
B0	0: Critical Temperature only 1: Alarm and Critical Temperature

Notes:

(1) Configuration Register bit 4 can be cleared (but not set) after Configuration Register bit 8 is set, by writing a “1” to Configuration Register bit 5 (i.e. the $\overline{\text{EVENT}}$ output can be de-asserted during TS shut-down periods)

CONFIGURATION REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
RFU	RFU	RFU	RFU	RFU	HYST [1:0]		SHDN
B7	B6	B5	B4	B3	B2	B1	B0
TCRIT_LOCK	EVENT_LOCK	CLEAR	EVENT_STS	EVENT_CTRL	TCRIT_ONLY	EVENT_POL	EVENT_MODE

Bit	Description
B15:B11	Reserved for future use ; can not be written ; should be ignored; will typically read as 0
B10:B9 ⁽¹⁾	00: Disable hysteresis 01: Set hysteresis at 1.5°C 10: Set hysteresis at 3°C 11: Set hysteresis at 6°C
B8 ⁽⁵⁾	0: Thermal Sensor is enabled; temperature readings are updated at sampling rate 1: Thermal Sensor is shut down; temperature reading is frozen to value recorded before SHDN
B7 ⁽⁴⁾	0: Critical trip register can be updated 1: Critical trip register cannot be modified; this bit can be cleared only at POR
B6 ⁽⁴⁾	0: Alarm trip registers can be updated 1: Alarm trip registers cannot be modified; this bit can be cleared only at POR
B5 ⁽³⁾	0: Always reads as 0 (self-clearing) 1: Writing a 1 to this position clears an event recording in interrupt mode only
B4 ⁽²⁾	0: EVENT output pin is not being asserted 1: EVENT output pin is being asserted
B3 ⁽¹⁾	0: EVENT output disabled; <i>polarity dependent</i> . open-drain for bit B1 = 0 and grounded for B1 = 1 1: EVENT output enabled
B2 ⁽⁷⁾	0: event condition triggered by alarm or critical temperature limit crossing 1: event condition triggered by critical temperature limit crossing only
B1 ^{(1), (6)}	0: EVENT output active low 1: EVENT output active high
B0 ⁽¹⁾	0: Comparator mode 1: Interrupt mode

Notes:

- (1) Can not be altered (set or cleared) as long as either one of the two lock bits, B6 or B7 is set.
- (2) This bit is a *polarity independent* 'software' copy of the $\overline{\text{EVENT}}$ pin, i.e. it is under the control of B3.
- (3) Writing a '1' to this bit clears an event condition in Interrupt mode, but has no effect in comparator mode. When read, this bit always returns 0. Once the measured temperature exceeds the critical limit, setting this bit has no effect (see Figure 5).
- (4) Cleared at power-on reset (POR). Once set, this bit can only be cleared by a POR condition.
- (5) The TS powers up into active mode, i.e. this bit is cleared at power-on reset (POR). When the TS is shut down the ADC is disabled and the temperature reading is frozen to the most recently recorded value. The TS can not be shut down (B8 can not be set) as long as either one of the two lock bits, B6 or B7 is set. However, the bit can be cleared at any time.
- (6) The $\overline{\text{EVENT}}$ output is "open-drain" and requires an external pull-up resistor for either polarity. The "natural" polarity is "active low", as it allows "wired-or" operation on the $\overline{\text{EVENT}}$ bus.
- (7) Can not be set as long as lock bit B6 is set.

HIGH LIMIT REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
0	0	0	Sign	128°C	64°C	32°C	16°C
B7	B6	B5	B4	B3	B2	B1	B0
8°C	4°C	2°C	1°C	0.5°C	0.25°C	0	0

LOW LIMIT REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
0	0	0	Sign	128°C	64°C	32°C	16°C
B7	B6	B5	B4	B3	B2	B1	B0
8°C	4°C	2°C	1°C	0.5°C	0.25°C	0	0

TCRIT LIMIT REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
0	0	0	Sign	128°C	64°C	32°C	16°C
B7	B6	B5	B4	B3	B2	B1	B0
8°C	4°C	2°C	1°C	0.5°C	0.25°C	0	0

TEMPERATURE DATA REGISTER

B15	B14	B13	B12	B11	B10	B9	B8
TCRIT	HIGH	LOW	Sign	128°C	64°C	32°C	16°C
B7	B6	B5	B4	B3	B2	B1	B0
8°C	4°C	2°C	1°C	0.5°C	0.25°C*	0.125°C*	0.0625°C*
* When applicable (as defined by Capability bit TRES), unsupported bits will read as 0							

Bit	Description
B15	0: Temperature is below the TCRIT limit 1: Temperature is equal to or above the TCRIT limit
B14	0: Temperature is equal to or below the High limit 1: Temperature is above the High limit
B13	0: Temperature is equal to or above the Low limit 1: Temperature is below the Low limit

REGISTER DATA FORMAT

The values used in the temperature data register and the 3 temperature trip point registers are expressed in two's complement format. The measured temperature value is expressed with 12-bit resolution, while the 3 trip temperature limits are set with 10-bit resolution. The total temperature range is arbitrarily defined as 256°C, thus yielding an LSB of 0.0625°C for the measured temperature and 0.25°C for the 3 limit values. Bit B12 in all temperature registers represents the sign, with a '0' indicating a positive, and a '1' a negative value. In two's complement format, negative values are obtained by complementing their positive counterpart and adding a '1', so that the sum of opposite signed numbers, but of equal absolute value, adds up to zero.

Note that trailing '0' bits, are '0' irrespective of polarity. Therefore the don't care bits (B1 and B0) in the 10-bit resolution temperature limit registers, are always '0'.

12-Bit Temperature Data Format

Binary (B12 to B0)	Hex	Temperature
1 1100 1001 0000	1C90	-55°C
1 1100 1110 0000	1CE0	-50°C
1 1110 0111 0000	1E70	-25°C
1 1111 1111 1111	1FFF	-0.0625°C
0 0000 0000 0000	000	0°C
0 0000 0000 0001	001	+0.0625°C
0 0001 1001 0000	190	+25°C
0 0011 0010 0000	320	+50°C
0 0111 1101 0000	7D0	+125°C

EVENT PIN FUNCTIONALITY

The $\overline{\text{EVENT}}$ output reacts to temperature changes as illustrated in Figure 8, and according to the operating mode defined by the Configuration register.

In **Interrupt Mode**, the enabled $\overline{\text{EVENT}}$ output will be asserted every time the temperature crosses one of the alarm window limits, and can be de-asserted by writing a '1' to the clear event bit (B5) in the configuration register. When the temperature exceeds the critical limit, the event remains asserted as long as the temperature stays above the critical limit and can not be cleared.

In **Comparator Mode**, the $\overline{\text{EVENT}}$ output is asserted outside the alarm window limits, while in **Critical Temperature Mode**, $\overline{\text{EVENT}}$ is asserted only above the critical limit. The exact trip limits are determined by the 3 temperature limit settings and the hysteresis offsets, as illustrated in Figure 9.

Following a TS shut-down request, the converter is stopped and the most recently recorded temperature value present in the TDR is frozen; the $\overline{\text{EVENT}}$ output will continue to reflect the state immediately preceding the shut-down command. Therefore, if the state of the $\overline{\text{EVENT}}$ output creates an undesirable bus condition, appropriate action must be taken either before or after shutting down the TS. This may require clearing the event, disabling the $\overline{\text{EVENT}}$ output or perhaps changing the $\overline{\text{EVENT}}$ output polarity.

In normal use, events are triggered by a change in recorded temperature, but the CAT6095 will also respond to limit register changes. Whereas recorded temperature values are updated at sampling rate frequency, limits can be modified at any time. The enabled $\overline{\text{EVENT}}$ output will react to limit changes as soon as the respective registers are updated. This feature may be useful during testing.

Figure 8. Event Detail






Figure 9. Hysteresis Detail




PACKAGE OUTLINE DRAWING

TDFN 8-Pad 2 x 3 x 0.75 mm (VP2) ⁽¹⁾⁽²⁾



SYMBOL	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A2	0.45	0.55	0.65
A3	0.20 REF		
b	0.20	0.25	0.30
D	1.90	2.00	2.10
D2	1.30	1.40	1.50
E	2.90	3.00	3.10
E2	1.20	1.30	1.40
e	050 TYP		
L	0.20	0.30	0.40




For current Tape and Reel information, download the PDF file from:
<http://www.catsemi.com/documents/tapeandreel.pdf>

Notes:


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC standard MO-229.

EXAMPLE OF ORDERING INFORMATION ^{(1) - (4)}



TOP MARKING

TDFN 8-Pad 2 x 3 x 0.75 mm



Top Mark Legend (Position)


- | | | |
|---|---|-----------|
| 1 | 2 | Mark "HM" |
|---|---|-----------|
- | | | | | |
|---|---|---|---|------------------------|
| 3 | 4 | 5 | 6 | Mark for traceability. |
|---|---|---|---|------------------------|
- | | |
|---|-------------------------------------|
| 7 | Production Year:
A 1 digit mark. |
|---|-------------------------------------|
- | | |
|---|---|
| 8 | Production Month:
A 1 digit mark (1 - 9, A, B, C). |
|---|---|

Notes:

- (1) All packages are RoHS-compliant (Lead-free, Halogen-free).
- (2) The standard lead finish is NiPdAu.
- (3) The device used in the above example is a CAT6095VP2-GT4 (i.e. TDFN, NiPdAu lead finish, Tape & Reel, 4,000/Reel).
- (4) For additional package and temperature options, please contact your nearest ON Semiconductor Sales office.

REVISION HISTORY

Date	Revision	Description
16-Sep-08	A	Initial Release
3-Nov-08	B	Change logo and fine print to ON Semiconductor
01-May-09	C	Update Features, Description, Parametric Tables, TS functionality description, Add Top Marking, Ordering Information, Align to JC42.4 TS3000 Standard terminology
05-Oct-09	D	Update Parametric Tables, Add Typical Performance Characteristics, Update Package Outline Drawing, Update Example of Ordering Information

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center:
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>
For additional information, please contact your local Sales Representative